Design the Evolutionary Algorithms Kernel in Adaptive Systems  by Yan, Xuesong et al.
Procedia Engineering 15 (2011) 2937 – 2942
1877-7058 © 2011 Published by Elsevier Ltd.
doi:10.1016/j.proeng.2011.08.553
Available online at www.sciencedirect.com
Available online at www.sciencedirect.com
Procedia Engineering 00 (2011) 000–000 
Procedia
Engineering
www.elsevier.com/locate/procedia
Advanced in Control Engineeringand Information Science 
Design the Evolutionary Algorithms Kernel in Adaptive 
Systems
Xuesong Yan, Huihui Zhang, Jianfei Wu, Wei Li and Yuzhen Zhang a* 
School of Computer Science, China University of Geosciences (Wuhan), Wuhan 430074, China 
Abstract 
There are some problems in the implementation of adaptive systems, which are the design complexity related to the 
problems. In this paper, through analyze the structure of adaptive systems, we divide the evolutionary system into 
two parts, one is the evolutionary algorithms kernel and the other is the fitness calculator. In the implementation 
process, the evolutionary algorithms kernel is implementation using the state machine which described by VHDL 
language, and the population size, the length of chromosome and other parameters can be configured. We implement 
the kernel based on Xilinx Virtex-V1000FG680 and use the test problem to verify the effectiveness of our design. © 
2011 Published by Elsevier Ltd. 
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1. Introduction
With the development of Field Programming Gate Array (FPGA) technology, Evolvable Hardware
(EHW) is being more and more attention in the complex circuit design and adaptive systems field. For 
EHW implementation, according to the thought of Stoica[1] and Thompson[2], it can be divided into two 
categories: One is the extrinsic evolution, running the evolution in the host machine to get the hardware 
design "blueprint", and then download to the programming device; The other is the intrinsic evolution, the 
chromosome mapping of the configuration bit string and then is loaded into programming devices, when 
the circuit response and the target response are equal that is to mean having gotten the right hardware 
circuit. For the realization of these two types of EHW, the all need a common platform to run 
evolutionary algorithms, that is to say need the kernel, which adapt to the evolutionary computation. In 
Paper [4-6], people are study the evolution environment based on the programmable devices, through its 
integration into the standard system, providing the "evolution " features. Tommisksa and Vuori[4] 
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designed the genetic algorithm based on Altera 10K series FPGA . Scott、Seth and Samal[6] are trying to 
build a hardware-based genetic algorithm, which the host machine can communicate with the 
evolutionary process, which run on the programming dedicated hardware. The above study, the fitness 
calculation to different problems will be changed, then the change will lead to re-design, compile and 
verify the entire hardware system. EHW-based adaptive systems have made much progress [7] [8] [9], for 
example: Torresen [8] attempt to create FPGA-based hardware architecture to support adaptive hardware 
system.  
Typically, an online adaptive system can be summarized as the structure shown in Fig.1. For the 
components of adaptive systems which have the evolution ability, if we adopt the implementations based 
on programming devices, the same problem exists, when the problems changed and the fitness calculation 
will be changed too, and these changes led to re-design verification system hardware problem. To solve 
this problem, we propose a schema based on modular design, in which the adaptive system will be 
consisted of two parts, one is the hardware which implementation the evolutionary algorithms operation, 
and the other is issue-specific fitness calculation hardware. In this method, when we think of the general 
nature of the evolutionary algorithms operation, it can reduce the problem-specific design complexity of 
the system. In this paper, we design the evolutionary algorithms kernel’s structure and   use code 
implementation it, and implementation the polynomial functions calculation in the FPGA , the results 
verify the validity of this method. 
Fig. 1 Online Adaptive System Architecture 
2. Architecture of the Adaptive Systems 
According to the online adaptive system structure shown in Figure 1, the part of the adaptive systems 
which completes the evolutionary algorithms implementation is designed as a separate component, So 
long as the external applications’ interface can match this part, although the chromosome coding is 
different meaning for different issues, but the genetic operation is basically the same, that means that the 
static evolutionary algorithm and the application are independent. According to this characteristic, the 
components can be further divided into two main parts: the Evolutionary Algorithms kernel (EAK), this 
part can operate the population, such as initialization, selection, reproduction, population replace and 
select the termination Conditions; and the external evolutionary components related to applications 
named Fitness Calculator (FC), in which each individual will be applied to the optimization problem, and 
can be calculated their fitness value through the fitness function. 
In this design, EAK receives the probability threshold used to exchange and mutation, the maximum 
generation and the initial value generated by random number generator. When it receives a start signal, it 
will to start the evolution process. EAK storages and manipulates the population and the internal fitness in 
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the RAM. When the population begin to evolution, the chromosome to be sent to the FC. When FC is 
stimulated by one of the available chromosome, FC rotation and completion of the training data, and read 
the appropriate response from the application and to compare them with the target response. FC stored 
these data in two internal RAM, and returns the fitness value and a data signal to the EAK. In other words, 
as long as the interface to meet the requirements, then EAK can be used to implement all the optimization 
problems. EAK’s function module structure shown in Fig.2, where PC is the exchange probability, PM is 
the mutation probability. 
Fig.2 EAK function module structure 
3. Design the Architecture of EAK 
In order to guarantee the designed EAK is easy to implementation in all types of FPGA devices, we 
use VHDL describe the hardware behavior, through the application state machine descriptions to ensure 
the design is easy to understand and modify. Shown in Fig.3, EAK can be divided into eight parts, and its 
specific design as follows: In this architecture, the initialization component used to generate the random 
initial population; the evolutionary controller used to send each of the individuals to the evolutionary 
component, and received the fitness value; in the selection component which used the binary Tournament 
selection method to select the most suitable individual and random group to form the parent population; 
the copy component according to the selection probability PC (PC = 0.7 ~ 0.9) to exchange  the parent 
population and generates two offspring generation, or to copy the parent population, then according to the 
probability PM (PM = 0.01 ~ 0.3) to mutate the offspring generations or to keep its do not change, in the 
end according to the final application requirements use the probability PI to invert the offspring 
generations(mutation for a string of bits); population replace component uses the parent population and 
offspring generation to replace all individuals in the previous generation; controller is used to check the 
termination condition, if the condition is not met, continue to synchronize EAK treatment, otherwise to 
terminate EAK; pseudo-random number generator (LFSR) is used to transport the random bit vector for 
the initialization, copy, and selection component when it needed; memory bus controller is used to the 
three memory of the control system, one is used to store individual chromosome named population 
memory, the other is used to store the fitness value of each chromosome named fitness value memory, the 
third is used to store the parent population and offspring generation during the parent population in 
selecting and copying named mid-population memory. Design the architecture, the reason why the main 
population and the middle population separately, is to ensure that selection and replication does not have 
any effect to the main population. Using two separate RAM to store populations and fitness values, then 
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designer can easily associate the chromosome’s memory address which stored in population memory with 
the individual’s location which stored in fitness value memory. In addition to the controller, the other 
components through a multiplexer bus communicate with memory component which is in the FPGA. 
Fig.3 Architecture of the EAK  
Fig.4 Evolutionary controller’s architecture 
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Fig.4 shows the structure design of the evolutionary controller. When the evolutionary controller is 
activated, first read all the chromosomes from the population RAM, then each individual will be sent to 
the external evolutionary components and write the fitness value to the corresponding memory location of 
the fitness RAM. After all the chromosomes have completed this treatment, the evolutionary controller 
uses the signal to indicate that the operation has been fully implemented. In the evolutionary controller 
has two parts used as interface with external evolutionary components are called evolutionary sequencer 
and fitness recorder. Evolutionary sequencer is used to get chromosome from the population RAM and 
will send them to the external evolutionary component; fitness recorder receives the individual fitness 
value from the external evolutionary component and write to the fitness RAM. If the interface 
requirements adapt to evolutionary controller, evolutionary controller can communicate with any kind of 
external components. Chromosome and data available signal will be send to external evolutionary 
component by evolutionary sequencer, fitness recorder receives the fitness value from external 
evolutionary component which is sent back with the data available signal. 
4. Experiment Results 
We designed and implemented the evolutionary algorithms kernel according to the above architecture, 
in which the parameters of population size, chromosome length, mutation, replication, inversion, and 
other parameters can be configured. In order to demonstrate its effectiveness, we choose a polynomial 
function as an external evolutionary component to verify the proposed EAK. The function expressed like 
this: f(x,y)=(x2+4x-16)*(y2-5y+9). In this experiment, the population size is 16 individuals, 12-bit 
chromosome represent two signed numbers, start the evolution in the region when x = [-32,31] and y = [-
32,31], the evolution generation is 50, so the maximum search coverage is 20%. This polynomial function 
gives a harsh requirement for the EAK, because in the search space has four different local maximum 
points. For this function the maximum point is (31, -32). Without considering whether or not to use the 
inversion, running 18 times can get 4 times for the correct solution. There are another 6 times can get the 
solution which is near the correct solution. Others are all near the three local optima point. In this 
experiment, the inversion is play a good role in the operation implementation, there are 7 times can obtain 
the right solution or near the correct solution in the 9 times operation which the inversion is used in. 
When the crossover and mutation’s probability were 100% and 30%, there are 5 times can get the right 
solution or near the correct solution in the 6 times operation. With the decline of the exchange and 
mutation’s probability, EAK can obtain the solutions which trapped into the search space’s other local 
minimum. In short, EAK still be able to effectively solve the topology of polynomial functions. Table 1 
shows the results, in which the chromosome length is 8 bits, the fitness value is 16, the population size is 
256 individuals. The hardware platform is Xilinx's Virtex V1000FG680 and the speed is grade 6. 
Table 1 The synthesize result of EAK’s components in Virtex V1000FG680 
Component Slice Clock Frequency（MHz）
Controller 44 90.58 
Initialize Module 33 64.64 
Selection 
Module 146 46.44 
Copy Module 224 40.58 
Replace Module 24 101.70 
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LFSR 7 166.22 
Total 485 48.31 
5. Conclusion 
In this paper, according to the top-level structure of adaptive systems, and extracted the evolutionary 
algorithms part which is independent of the specific applications, combined with algorithms’ operation 
procedures, designs a evolutionary algorithms kernel. Then we use the hardware devices implement this 
kernel. This design full account of the factor of flexibility and reusability, is a fully reusable design in 
which the parameters can be configured. For a polynomial function, we use the designed EAK to operate 
the extreme solution, and verify its effectiveness. The results show that the designed EAK can completely 
finish the required work. On this basis, for specific applications, as long as design appropriate fitness 
calculators and configurable hardware system it can form a online evolvable system with the EAK. 
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